Not

Not logic component without delay

 Description The Not component models a not gate gate with a single input and output.

Connections

 Name Description Modelica ID $x$ Digital input signal x $y$ Digital output signal y

 Modelica Standard Library The component described in this topic is from the Modelica Standard Library. To view the original documentation, which includes author and copyright information, click here.